@lobsters How can undefined opcodes ud0 and ud1 have parameters? #Assembly #Opcodes #ComputerArchitecture
@hackernews Gallery of Processor Cache Effects #HackerNews #Tech #ComputerArchitecture
@lobsters RAMINDEX and the Cortex-A76 L1I Cache #ComputerArchitecture #Cache #Assembly
@lobsters x86 evolution for segmentation and paging #Programming #Assembly #ComputerArchitecture
@hackernews The Anatomy of an Instruction Pipeline Hazard #HackerNews #Tech #ComputerArchitecture
@hackernews Eternal Software Initiative Based on Subleq One-Instruction-Set Computer #HackerNews #Tech #ComputerArchitecture
@hackernews NUMA: Cores, memory, and the distance between them #HackerNews #Tech #ComputerArchitecture
@hackernews 80386 Early Start Memory Access #HackerNews #Tech #ComputerArchitecture
@hackernews 8086 Segmented Memory was a good idea #HackerNews #Tech #ComputerArchitecture
@hackernews The ISA Doesn't Matter Where It Counts #HackerNews #Tech #ComputerArchitecture
@hackernews 80386 Memory Pipeline #HackerNews #Tech #ComputerArchitecture
@hackernews Modern Microprocessors – A 90-Minute Guide #HackerNews #Tech #ComputerArchitecture
@hackernews Long Instruction Word architectures and the ELI-512 #HackerNews #Tech #ComputerArchitecture